Active Front-End converter applied for the THD reduction in power systems by Salgado-Herrera, N.M. et al.
Salgado-Herrera, N.M. and Anaya-Lara, O. and Campos-Gaona, D. and 
Medina-Rios, A. and Tapia-Sanchez, R. and Rodriguez-Rodriguez, J.R. 
(2018) Active Front-End converter applied for the THD reduction in 
power systems. In: 2018 IEEE Power & Energy Society General Meeting 
(PESGM). IEEE, Piscataway, NJ. ISBN 9781538677032 , 
http://dx.doi.org/10.1109/PESGM.2018.8586414
This version is available at https://strathprints.strath.ac.uk/67241/
Strathprints is  designed  to  allow  users  to  access  the  research  output  of  the  University  of 
Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights 
for the papers on this site are retained by the individual authors and/or other copyright owners. 
Please check the manuscript for details of any other licences that may have been applied. You 
may  not  engage  in  further  distribution  of  the  material  for  any  profitmaking  activities  or  any 
commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the 
content of this paper for research or private study, educational, or not-for-profit purposes without 
prior permission or charge. 
Any correspondence concerning this service should be sent to the Strathprints administrator: 
strathprints@strath.ac.uk
The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research 
outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the 
management and persistent access to Strathclyde's intellectual output.
Active Front-End converter applied for the THD 
reduction in power systems  
N.M. Salgado-Herrera,  O. Anaya-
Lara, D. Campos-Gaona 
Institute for Energy and Environment,  
University of Strathclyde,  
Glasgow, G1 1XW, UK  
nadia.salgado-herrera@strath.ac.uk 
olimpo.anaya-lara@eee.strath.ac.uk, 
d.campos-gaona@strath.ac.uk 
A. Medina-Rios, R. Tapia-
Sánchez. 
FIE, División de estudios de posgrado 
UMSNH 
Morelia, CP 58030, México. 
amedinr@gmail.com, 
rtsanchez@dep.fie.umich.mx  
J.R. Rodríguez-Rodríguez 
Universidad Nacional Autynoma de 
Mpxico; Facultad de Ingenierta; 
Departamento de Energta Elpctrica. 
Coyoacin, Ciudad de Mpxico. 
E-mail: jr_386@hotmail.com 
 
  
Abstract²The Active Front-End (AFE) converter topology is 
generated by modifying a conventional back-to-back converter, 
from using a single VSC to use pVCS connected in parallel. The 
AFE configuration improves the capability, efficiency and 
reliability of energy conversion devices connected to the power 
system. In this paper, a novel technique to reduce the total 
harmonic distortion (THD) in an AFE converter topology is 
proposed and analyzed. The THD reduction is achieved by 
applying a phase shift angle in the SPWM switching signals of 
each AFE converter VSC. To verify the functionality and 
robustness of the proposed methodology, the power system 
simulation in Matlab-Simulink is analyzed for a type-4 wind 
turbine converter with total power output of 9MW. The 
obtained simulation results show a THD reduction up to 2.5 for 
AFE connected to the power network. 
Index Terms²Active-Front-End, back-to-back, wind energy 
system. 
I. INTRODUCTION 
Back-to-back converters play a significant role in modern 
wind energy systems (WES), since nowadays these are used in 
wind turbines, as type-3 that constitutes the majority of the 
commercial applications of variable speed; and type-4 that 
makes use of B2B to condition and inject the wind power to 
the AC grid. The B2B converter in a type-4 WT decouples the 
power network dynamics from the generator; this is 
advantageous in terms of grid fault ride-through capabilities 
[1-3]. However, the type-4 wind turbine implementation 
results in higher cost than type-3 WTs since in each turbine 
the B2B converter must be full-scale and transfer electric 
power, up to 10MW [4]. In addition, full-scale B2B injects a 
higher Total Harmonic Distortion (THD) into the AC grid 
(due of the magnified size of the B2B converter) [5]. 
Notwithstanding, by modifying the VSCs structure of a 
conventional B2B configuration and with the connection of 
pVSCs in parallel, it is possible to provide a viable and 
efficient solution to improve the power transfer capacity and 
reliability in the power systems quality, at a low cost. This 
topology modification is called Active Front-End (AFE) 
converter [6-7]. Some examples of AFE converter topology 
can be found in open literature. In [8], the connection of Front-
End converters in parallel is used to generate a power factor of 
§at the WES; however, the paper only analyzes the passive 
VSC in rectifier mode (that is, the three-phase VSC topology 
is composed by 6 diodes). Additionally, the work in [8] omits 
the THD current analysis, which, by having a passive VSC, 
oscillates around 79% [9]. This THD is much higher than the  
one reported in this research. In [10] the authors present 
analytically and experimentally the control method for the 
current balance in an AFE power converter of 600kVA, 
however, the authors make the AFE converter analysis 
connecting only two VSCs in parallel, generating: a THD of 
4.32% (this is higher than in our research work with THD of 
2.2%).  
Based on the above, in this article the modeling and 
analysis of an AFE converter topology is presented. The AFE 
converter is formed by three VSCs connected in parallel at 
both ends of the B2B converter and this is used for the THD 
reduction in power systems. To verify the functionality and 
robustness of the proposed methodology, a Matlab-Simulink 
simulation is carried out for a 9MVA converter system. 
II. TOPOLOGY OF THE ACTIVE FRONT-END CONVERTERS 
A. Active Front-End Converter 
The structure of the AFE converter is composed by two 
VSCs, where, in the rectifier side, a VSC provides power 
conversion from medium AC voltage to DC voltage levels, 
and in the inverter side, a VSC generates the AC voltages, 
from the DC bus, required by the grid [11]. The AFE 
converter topology is a modification of the conventional B2B 
converter where instead of a single VSC, several VSCs are 
connected in parallel, as shown in Figure 1. This topology has 
the advantage of: minimized size of each VSC unit, which 
manages a portion of the total nominal power; a reduced 
ripple on the injected current, which improves the voltages 
quality at the Point of Common Coupling (PCC), an 
increased equivalent switching frequency, generating a 
smaller passive filters on AC-side and the reduction of 
switching losses brings a lower THD [12]. 
 
Figure 1 AFE converter topology 
III. MODELING OF THE ACTIVE FRONT-END CONVERTER  
A. Time-domain relationship of the VSC AC-side 
rectifier/inverter. 
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can be analyzed through the time-
domain relationship of the VSC AC-side in the 
rectifier/inverter given by [13]: 
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where h is the VSC three-phase vector (a,b,c) in rectifier 
mode, r represents the corresponding elements to the VSC in 
rectifier mode, j is the VSC three-phase vector (a,b,c) in 
inverter mode and I represents the corresponding elements to 
the VSC in inverter mode. 
The Equation (1) is represented using the dq reference 
frame control by equivalent equations based on the Clarke and 
Park transformation. Then, the dq model derived of the VSC 
AC-side (1), can be described as:  
 L
PCC
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The voltages generated by the VSC AC-side are: 
v t( )ª¬ º¼r,It
g ,k
= V
DC
(t) 2( ) m(t)ª¬ º¼r ,Ig ,k                               (3) 
where VDC is the DC-link voltage, g is the dq reference frame 
components vector of the VSC in rectifier mode and k is the 
dq reference frame components vector in inverter mode. 
The presence of w 0LPCC  in (2a) and (2b) indicates the 
coupled dynamics between id t( )ª¬ º¼r ,I  and iq t( )ª¬ º¼r ,I . To decouple 
such dynamics, md t( ) and mq t( )  are changed, based in the dq 
reference frame, i.e. 
md t( )ª¬ º¼r,I = 2 VDC t( )( ) U d t( )ª¬ º¼r,I - w 0  LPCC( ) iq t( )ª¬ º¼r,I( ) + vPCCd t( )ª¬ º¼r,Iª¬« º¼»
 
(4a) 
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where U d (t)ª¬ º¼r ,I  and  U q(t)ª¬ º¼r,I
 
are two additional control inputs. 
By substituting (4a) and (4b) into (2a) and (2b), 
respectively, a first order lineal system is obtained. Equation 
(5) describes the VSC AC-side converter plant. 
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                  (5) 
Equation (5) is represented in the time domain; its 
representation in the frequency domain is shown in (6); which 
describe two decoupled, first-order, linear systems, 
representing the active and reactive power in the VSC AC-
side, these are controlled through U (s)ª¬ º¼r ,I
g ,k
. 
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g ,k
= - sL
PCC
i(s)ª¬ º¼r,I
g ,k
- R
PCC
i(s)ª¬ º¼r,I
g ,k
                      (6) 
Rewriting equation (6), the transfer function representing 
the VSC plant in rectifier/inverter mode is given, by 
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With the purpose of tracking the DC reference commands 
in the loop, the proportional-integral (PI) compensators are 
used to obtain: 
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where kp and ki are the proportional and integral gains, 
respectively. 
The feedback loops 
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The plant pole of (9) is s = - R
PCC
L
PCC( )ª¬ º¼r ,I
g ,k
, which is close 
to the origin. As a consequence, the magnitude and the phase 
of the loop gain start to drop from a relatively low frequency. 
In this context, the selection of a new pole through the PI 
compensator can avoid this behavior. To do this, the plant pole 
is eliminated by a zero of the PI compensator, being 
s = - (ki kp)ª¬ º¼r,I
g ,k
 
The relation between the plant pole and the zero of the PI 
can be obtained as:  
kp t( ) ki t( ) = RPCC LPCC( )ª¬ º¼r,I
g ,k
                         (10) 
where the subscript W is the time taken by the closed loop of 
the first order transfer function to act.  
Based on (9) the kp and ki are control gains can be defined 
as:  
kp = L
PCC
t
ª¬ º¼r ,I
g ,k
                                   (11) 
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PCC
t
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g ,k
                                   (12) 
Finally, the designer can selected W in the range from 5ms 
± 0.5ms based on the final applications. 
B. Time-domain relationship of the AFE converter DC-side 
With the VSC operating in inverter mode the DC-link 
control is developed. The time-domain relationship of the DC-
link of the AFE converter is given by: 
d V
DC
t( )( ) dt( ) = IDC t( ) C( ) - VDC t( ) C×RDC( )( )               (13) 
The sum of currents entering to the capacitor is: 
I
DC
t( ) = 12 mIj t( )iIj t( )j=a
c
å
                                  (14) 
The functionality of the AFE converter requires that [14]:  
V
DC
³ 2 v
PCCL- L( )                                      (15)  
By assuming a frequency commutation, fcom, ten times 
higher than the line frequency, fline, that is, fcom > 10 fline.  
C. System parameters design  
To determine the values of the RPCCr,I and LPCCr,I elements, 
the system base parameters are obtained, i.e. the system base 
current is obtained as: 
i
r ,I
= 2 P
PCCr ,I( ) 3 vPCCr,I( )                               (16) 
where PPCCr,I is the power, vPCCr,I is the voltage and ir,I is the 
current, at the corresponding PCC where each VSC is 
connected . 
The system base impedance is Zr,I = vPCCr ,I / iPCCr,I the value 
of LPCCr,I is selected to be 0.15pu of the system base 
impedance, that is: ZPCCr,I = 0.15 Zr,I( ) ; therefore, LPCCr,I is 
L
PCCr ,I
= Z
PCCr,I
/ w 0 ZKHUH Ȧ0 is the system nominal frequency. 
The RPCCr,I value varies according to the application, in a range 
from  to 0.5. The values of the inductance and 
resistance are used to obtain the system feedback gains, as 
shown in (11) and (12). 
IV. DESCRIPTION OF THE SPWM TECHNIQUE  APPLIED IN THE 
THD REDUCTION 
The THD reduction is achieved by modifying the SPWM 
switching signals in each VSC. The above is carried out by a 
phase shift angle in each the carrier signals of each VSC; the 
modulating signal angle is not changed. Finally, the output 
signals (voltage or current) of each VSC are added. The n-
harmonics content is given by the Fourier series expansion, 
i.e.,  
f (t) =C0 + Cr,In cos nw 0t + f( )( )
n=1
¥
å
                   (17) 
where C0 = a0 2 , Cr,In = ar,In2 +br,In2 , f = tan - 1 br,In ar,In( )  and n is the 
harmonic number. 
The magnitude of each harmonic is calculated by, 
a
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b
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In this paper, the AFE converter is built with three VSC in 
parallel. A total phase shift angle analysis at different values is 
performed, determining the correct phase shift angle between 
the carrier signals; using this angle in the SPWM generation, it 
is possible generates the lower THD at the system. The 
analysis is shown in detail in Table 1. 
Table 1 THD equivalent to different phase shift angle. 
Total phase 
shift  (Tp ) 
Valor T  para cada VCS %Total Harmonic 
Distortion (THD) T1 T2 T3 
0 0 0 0 6.82% 
S/6 0 S/18 S/9 5.73% 
S/3 0 S/9 2S/9 3.39% 
S/2 0 S/6 S/3 3.45% 
2S/3 0 2S/9 4S/9 2.89% 
5S/6 0 5S/18 5S/9 3.08% 
S 0 S/3 2S/3 6.01% 
7S/6 0 7S/18 7S/9 7.04% 
4S/3 0 4S/9 8S/9 4.26% 
3S/2 0 S/2 S 2.71% 
5S/3 0 5S/9 10S/9 2.86% 
11S/6 0 11S/18 11S/9 3.27% 
2S 0 2S/3 4S/3 4.16% 
Through Table 1, it is observed that the THD is lower 
when an angle of 3S/2 divides the number of VSCs placed in 
parallel, i.e.: 
q
p
= (3p / 2) / p                                        (20) 
where p is the number of VSC connected in parallel and Tp is 
the carrier signal switching angle of each VSC. 
To calculate the THD in the AFE converter, the 
individually equivalent circuit of each three-phase VSC is 
analyzed. Three-phase VSC is represented by,  
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Using Kirchhoff's Current Law (KCL), the currents 
flowing towards node must be equal to the currents leaving the 
node, i.e.,  
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Replacing equation (22) in (21) gives line-to-line current, 
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where vPCCr,I represents the PCC voltage, vr,It is the VSC AC-
side output voltage and Zr,I the AC-side filter. 
The vR,It value depends on their signal modulation. The 
modulated and carrier signals implement the SPWM 
technique; these have modulation frequencies of 60Hz (Z0) 
and 2000Hz (fZ), respectively. The carrier signal is composed 
by an up-slope and a down-slope, calculated as, 
C
t1p
=1 - 4 f w( ) w 0t1 - q p( )( )                         (24) 
C
t2p
= 4 f w( ) w 0t2 - f w 2( ) - q p( )( ) - 1                   (25) 
where C1,2p is the composed carrier signal, Tp is phase shift 
angle of each VSC,  fZ is switching frequency of the carrier 
signal, t1 is the time for the up-slope, t2 is the time for the 
down-slope. 
Time t1 for up-slope is 
   
q
p
£ t1 £ f w 2( ) + q p( )                                   (26) 
Time t2 for down-slope is: 
f w 2( ) + q p( ) £ t2 £ f w + q p( )                         (27) 
Modulated signals in each VSC are described by the 
carrier signal time, that is: 
M
t1p
h, j
= cos(t1 + j )
M
t2p
h, j
= cos(t2 + j )
                                  (28) 
where h,j are the VSC three-phase vectors in rectifier and 
inverter mode, respectively, and M is the corresponding angle 
of each phase in the modulated signal. 
The comparison between modulated and carrier signals 
defines the SPWM signal, its representation is: 
m
t1p
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= M
t1p
h, j
£ C
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h, j
= M
t2p
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£ C
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                                 (29) 
Multiplying the SPWM signal and DC voltage amplitude 
generates the VSCs output voltage for each phase value, i.e, 
v
r,It
h, j
=V
DC
*m
r,I
h, j
                                (30) 
The PCC voltage vPCCr ,Ih, j  is, 
v
t1PCCr ,I
h, j
=VG cos w 0t1 + f( )( )
v
t2PCCr ,I
h, j
=VG cos w 0t2 + f( )( )                         (31) 
where VG is AC grid amplitude and I is the corresponding 
angle of each phase in the three-phase grid. 
The output current in each VSC is calculated as, 
i
t1r ,I
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             (32) 
where ZR,I represents the AC-side filter impedance.  
The harmonic content spectrum to obtain the THD is 
required. By using (18), (19) and (32) the spectrum is 
calculated as, 
a
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For the harmonic content of the output current signal, the 
magnitude of the individual harmonics is calculated for each 
VSC and added, i.e. 
a
r,In1 +ar,In2 + ...+ar,Inp                                     (35) 
b
r ,In1 +br,In2 + ...+br,Inp                                      (36) 
where p is the number of VSCs placed in parallel and n is the 
number of harmonics. 
The THD in the VSC output current is, 
THDi
r ,Iout
= 1 C
r ,I1p( ) Cr ,Inp2
n=2
¥
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*100                       (37) 
where CR,I,1p is the fundamental harmonic magnitude and CR,Inp 
is the n harmonic magnitude. It is obtained as 
C
r,Inp
= a
r,Inp
+b
r,Inp
. 
A smaller harmonic content in output current is generated 
within RPCCR,I and LPCCR,I optimal values. This is achieved 
having a THDiR,Iout equation based on the LR filter value, i.e. 
i
r ,Iout
= i
r,I1 + ir ,I 2 + ...+ ir ,Ip                                (38) 
i
r ,Iout
= 1 3Z
r,I
1( )( )( ) vPCCr,I1 - vr ,It1( )( ) + 1 3Zr,I 2( )( )( ) vPCCr,I 2 - vr,It2( )( ) + ...+ 1 3Zr,I p( )( )( ) vPCCr,Ip - vr ,Itp( )( ) 
V. RESULTS: CASE OF STUDY  
Figure 1 shows the simulated AFE converter. It contains 
two infinite buses (considered as an ideal voltage source), one 
to supply the VSC in rectifier mode and the other to supply the 
VSC in inverter mode. The VSCs are connected to the infinite 
buses through a AC-side filter impedance, which are formed 
by three VSCs connected in parallel and each one is designed 
at power and voltage of 3MVA and 2.5kV, respectively; 
generating a maximum power transfer of 9MVA. 
 
Figure 2 DC-link voltage behavior  
To verify the correct power system operation, the DC-link 
voltage of Figure 2 is generated at 5kV. The VSC in inverter 
mode injects the needed active power to keep the DC-link 
constant at 5kV.  
 
Figure 3 Exchange of active and reactive power in the system 
Figure 3a shows an exchange of reactive power, from 
injecting a power of 6MVA to absorbing a power of 6MVA; 
this capacity is generated by the VSC in rectifier mode. 
Figure 3b shows an exchange of active power, generating a 
power of 7.5MVA; this capacity is generated by the VSC in 
inverter mode.  
 
Figure 4 voltage and current behavior at the PCCI 
The Figure 4 shows the voltage (Figure 4a) and current 
(Figure 4b) present at the PCCI when the corresponding 
phase shift in the carriers of each VSC connected in parallel 
is performed, according to Equation (20).  
a) 
  
b) 
  
Figure 5 THD current reduction at the PCCI 
Figure 5a shows the current THD at the PCCI without any 
phase shift between carriers of each VSC of the AFE 
converter, which corresponds to 6.8%. It can be seen that 
when the corresponding phase shift is performed in the 
carriers, the current THD is reduced to 2.7%, as shown in 
Figure 5b. The Figure shows the harmonics magnitude 
reduction or even their elimination, once the phase shift 
between carriers is made. The THD was reduced 
approximately 2.5 times. 
CONCLUSIONS 
In this paper has been analyzed the AFE converter 
topology, whose its modification starts from use a single VSC 
to use pVCS connected in parallel.  
This topology has been used for effective THD reduction, 
through the variation in the SPWM technique applied to each 
VSC and a phase shift in each carrier signal angle of each 
VSC, while the keeping constant the modulating signal angle.  
Finally, the current output signals of each VSC have been 
added to obtain the n-harmonics content. By Fourier series 
expansion a current THD reduction up to 2.5 times was 
achieved by using the AFE converter topology in the power 
network. 
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